Design, Fabrication, Characterization and Modeling of CMOS-Compatible PtSe2 MOSFETs by Xiong, Kuanchen
Lehigh University 
Lehigh Preserve 
Theses and Dissertations 
1-1-2020 
Design, Fabrication, Characterization and Modeling of CMOS-
Compatible PtSe2 MOSFETs 
Kuanchen Xiong 
Lehigh University 
Follow this and additional works at: https://preserve.lehigh.edu/etd 
 Part of the Electronic Devices and Semiconductor Manufacturing Commons 
Recommended Citation 
Xiong, Kuanchen, "Design, Fabrication, Characterization and Modeling of CMOS-Compatible PtSe2 
MOSFETs" (2020). Theses and Dissertations. 5713. 
https://preserve.lehigh.edu/etd/5713 
This Dissertation is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion 
in Theses and Dissertations by an authorized administrator of Lehigh Preserve. For more information, please 
contact preserve@lehigh.edu. 
  
 
 
 
 
 
Design, Fabrication, Characterization and 
Modeling of CMOS-Compatible PtSe2 MOSFETs 
 
 
 
 
by 
 
 
 
Kuanchen Xiong 
 
 
 
Presented to the Graduate and Research Committee 
of Lehigh University 
in Candidacy for the degree 
of Doctor of Philosophy 
 
in 
 
Electrical Engineering 
 
 
 
Lehigh University 
January 2020 
 
ii 
 
Approved and recommended for acceptance as a dissertation in partial fulfillment 
of the requirements for the degree of Doctor of Philosophy. 
 
 
 
______________________ 
Date 
________________________________________ 
Dr. James C. M. Hwang, Dissertation Advisor, Chair 
 
______________________ 
Accepted Date 
 
 Committee Members: 
 
 
_____________________________ 
  Dr. Miltiadis K. Hatalis 
 
 
_____________________________ 
  Dr. Asher Madjar 
 
 
_____________________________ 
  Dr. Nicholas C. Strandwitz 
 
 
_____________________________ 
        Dr. Huili Grace Xing 
  
iii 
 
Acknowledgement 
Great thanks to my advisor, Dr. James C. M. Hwang, who has been always supportive 
and educates me to be an independent researcher with deep thinking and open mind. The 
philosophy and wisdom I learned from him will always inspire me through my career and 
my life. He’ll always be a role model to me. 
I’d like to thank all my committee members: Dr. Miltiadis Hatalis, Dr. Asher Madjar, 
Dr. Nicholas C. Strandwitz, and Dr. Huili Grace Xing, for their insightful suggestions, and 
challenges as well, to stimulate my thinking. Thin-film growth and device suggestions from 
Dr. Hatalis and Dr. Strandwitz have always been helpful. Dr. Madjar encourages me and 
is always there for me. Dr. Xing hosts me at Cornell as a research intern, which greatly 
expands my horizon. Words cannot express how lucky I am to have them as my committee 
members. 
Working with all my colleagues in the Compound Semiconductor Technology 
Laboratory (CSTL) group is a pleasure. Dr. Yaqing Ning, Dr. Xi Luo, Dr. Vahid 
Gholizadeh, Dr. Hang Li, Dr. Mohammad Javad Asadi, Dr. Xiao Ma, Dr. Xin Jin, Zhibo 
Cao, Lei Li, Xiaotian Du, Xiaopeng Wang, thanks for always being kind and generous to 
me. I also want to thank the support from former group members: Dr. Weike Wang, Dr. 
Renfeng Jin, and Dr. Guanghai Ding. I’d like to thank the help I got from current and 
former students from Dr. Strandwitz’s group: Dr. Roderick J. Marstell and Benjamin Davis. 
I am grateful to IHP people, Dr. Mehmet Kaynak, Alexander Göritz, Matthias Wiestruck, 
Dr. Selin Tolunay Wipf, for helping build up the foundation of my Ph.D. experimental 
work. Special thanks to worldwide collaborators, Cheng Li and Dr. Fengnian Xia from 
iv 
 
Yale University, Dr. Maria Hilse, Dr. Roman Engel-Herbert, Dr. Xiaotian Zhang, Dr. Joan 
Redwing from Penn State University, Dr. Hyun Kim and Dr. Younghee Lee from SKKU, 
Dr. Zhaoyang Lin and Dr. Xiangfeng Duan from UCLA, Dr. Niall McEvoy and Dr. Georg 
Duesberg from Trinity College, Dublin, Gang Qiu, Dr. Yuchen Du, Dr. Peide Ye from 
Purdue University, Pin-Che Liu, Maggie Yeh, and Dr. Wenhao Chang from NCTU, Dr. 
Shenghuang Lin, Dr. Shu Ping Lau from HK PolyU. Without the high-quality 2D materials 
and valuable suggestions from them, I could not finish my Ph.D. dissertation. Special 
thanks also go to my colleges at Cornell University, Hyunjea Lee, Dr. Kazuki Nomoto, 
Phillip Dang, Dr. Suresh Vishwanath, Reet Chaudhuri, Joseph Casamento, Dr. Rusen Yan, 
Dr. Mingda Li, Dr. Mingda Zhu, Wenshen Li, Dr. Vladimir Protasenko, Austin Hickman, 
Jeffrey Miller, Sam Bader, Xiang Li, and Zexuan Zhang for fruitful discussions and help 
in the cleanroom. Critical questions from Dr. Debdeep Jena have always been inspirational. 
I want to acknowledge the funding support from NSF, not only the direct support 
through EFRI 2-DARE funding, but also the indirect support through large shared facilities 
like 2DCC, CNF, PARADIM, and CCMR. I also want to thank the student exchange 
program between Lehigh University and Southeast University, which got me to Lehigh in 
the first place. 
My life has been colorful with all my friends. I’d like to thank Xiao Ma, Yifeng Qian, 
Hang Li, Zhibo Cao, Haomin Wang, Le Wang, Fengxiang Nie, Lin Ju etc. from Lehigh 
University. Special thanks to Xiao Ma and Yifeng for sharing your wisdom in research and 
life with me. They make me feel like home at Bethlehem. At IHP, Mesut Inac, Defu Wang, 
David Stolarek, Despoina Petousi, Christian Wipf, etc. helped me greatly during my stay 
in Germany. At Cornell, I’d like to thank Hyunjea Lee and Lei Li for sharing my happiness 
v 
 
and tears. Special thanks to all my friends who always encourage me, Shuai Shao, Nianze 
Liu, Xiaoyu Cen, Yu Zhang, Junpeng Luo, Xiaoran Li, Zhigang Peng, Peng Zhang, Cheng 
Chen, Qiyang Wang, Haojian Lu etc.  
I own my deepest gratitude to my parents, Wenwei Ding and Guoping Xiong, who 
has been supporting me for everything. I’d like to thank my grandparents, Xingying Chen 
and Honggen Ding, for sacrificing a lot for me. Finally, I want to thank the sunshine in my 
life, Jingyu Li, who loves and respects me. 
There are many other people I need to express my gratitude. I am truly grateful that 
I met so many kind and generous people in my life. 
Thank you all for being there for me. 
vi 
 
Table of Contents 
Acknowledgement ............................................................................................................. iii 
Table of Contents ............................................................................................................... vi 
List of Tables ..................................................................................................................... ix 
List of Figures ..................................................................................................................... x 
Abstract ............................................................................................................................... 1 
Chapter 1 Introduction ........................................................................................................ 3 
1.1 2D Material for Future Electronics ........................................................................ 3 
1.1.1 CMOS Scaling ................................................................................................ 3 
1.1.2 3D Integration for Device Density .................................................................. 8 
1.1.3 Thin Film Transistors .................................................................................... 11 
1.2 CMOS Integration of 2D Materials ..................................................................... 13 
1.3 Large Scale PtSe2 MOSFETs .............................................................................. 16 
1.4 Motivation and Organization of the Dissertation ................................................ 18 
Chapter 2 Device Design and Fabrication ........................................................................ 20 
2.1 Buried Gate Structure .......................................................................................... 20 
2.2 Contact Bias......................................................................................................... 23 
2.3 Fabrication Process .............................................................................................. 27 
2.3.1 Buried Gate and Contact Bias Formation ..................................................... 29 
2.3.2 Dielectric Deposition and Patterning ............................................................ 32 
vii 
 
2.3.3 2D Material Deposition ................................................................................ 33 
2.3.4 Definition of Active and Contact Regions .................................................... 36 
2.4 TLM Structure ..................................................................................................... 37 
Chapter 3 Device Characterization and Modeling ............................................................ 39 
3.1 Measurement Setup ............................................................................................. 39 
3.2 Contact and Sheet Resistance .............................................................................. 39 
3.3 Contact Bias......................................................................................................... 42 
3.3.1 Proof of Concept ........................................................................................... 42 
3.3.2 3 ML PtSe2 MOSFET ................................................................................... 45 
3.4 Thermal Dependence ........................................................................................... 49 
3.5 Chip Maps ........................................................................................................... 51 
3.5.1 Max Drain Current Map ............................................................................... 53 
3.5.2 On/off Ratio Chip Map ................................................................................. 54 
3.5.3 Carrier Type Chip Map ................................................................................. 55 
Chapter 4 Devices Based on Selenized PtSe2 and Film Profile Engineering ................... 58 
4.1 PtSe2 MOSFETs Based on Selenization of Sputtered Pt..................................... 58 
4.2 PtSe2 MOSFETs Based on Selenization of MBE Grown Pt ............................... 65 
4.3 Film Profile Engineering ..................................................................................... 68 
4.3.1 Channel PtSe2 selenized ................................................................................ 69 
4.3.2 Channel PtSe2 MBE co-deposited ................................................................ 70 
viii 
 
Chapter 5 Conclusion and Future Work ........................................................................... 72 
5.1 Conclusion of This Dissertation .......................................................................... 72 
5.2 Comparison with Previous Works on Other 2D Materials .................................. 73 
5.3 Recommendation for Future Research ................................................................ 75 
Reference .......................................................................................................................... 80 
Publication ........................................................................................................................ 90 
Vita .................................................................................................................................... 93 
ix 
 
List of Tables 
Table 1-1  Large-scale Fabrication Based on CVD MoS2 and Graphene ......................... 15 
Table 1-2  Comparison of PtSe2 MOSFETs ..................................................................... 17 
Table 4-1  Extracted Transport Properties of PtSe2 Films ................................................ 61 
Table 5-1 Comparison with Previous Works .................................................................... 74 
  
x 
 
List of Figures 
Fig. 1-1  Traditional MOSFET scaling as described by Robert Dennard [8]. .................... 4 
Fig. 1-2  Minimum feature size scaling trend for Intel logic technologies [8]. .................. 4 
Fig. 1-3  Six generations of Intel transistor innovations used to continue scaling [8]. ....... 5 
Fig. 1-4  Trends for improving (a) cost per transistor and (b) performance per watt. ........ 5 
Fig. 1-5  (a) The effect of quantization on the bandgap of some 3-D crystals [10] and (b) 
three-dimensional schematic representation of a typical MoS2 structure [11]. .................. 6 
Fig. 1-6  Room-temperature electron mobility vs. bandgap for different materials [12]. .. 7 
Fig. 1-7  3D Chip Stacking [19].......................................................................................... 8 
Fig. 1-8  (a) Illustration of BEOL 3D FinFET IC and (b) SEM top views of poly-Si films 
[20]. ..................................................................................................................................... 9 
Fig. 1-9  Shematic of the programmed vacuum stacking process [25]. ............................ 10 
Fig. 1-10  Development of thin-film transistors [27]. ....................................................... 12 
Fig. 1-11  The layer-dependent mobility of various 2D materials at room temperature on 
back-gated SiO2 substrate [29].......................................................................................... 12 
Fig. 2-1  Cross sections of 2D MOSFETs (a) back gate, (b) top gate, and (c) buried gate.
........................................................................................................................................... 21 
Fig. 2-2  (a) Cross-section schematic, (b) top-view micrography of an hBN/BP/hBN 
MOSFET, with contact bias and spiral inductor highlighted in (b), (c) small-signal forward-
current gain ( measured,  deembedded), and power gain ( as measured,  
deembedded). .................................................................................................................... 25 
Fig. 2-3  (a) Single MOSFET structure with contact bias, (b) T gate structure, and (c) π 
gate structure. .................................................................................................................... 26 
xi 
 
Fig. 2-4  Buried-gate BEOL substrate design (a) fabricated 200-mm wafer diced into 120 
dies and (b) 10 mm by 10 mm single die. ......................................................................... 27 
Fig. 2-5  Cross section view (not to scale) after (a) formation of buried gate and contact 
bias, (b) dielectric deposition and patterning, (c) deposition of PtSe2, (d) definition of active 
and contact regions. .......................................................................................................... 29 
Fig. 2-6  SEM images after metal etching. ....................................................................... 30 
Fig. 2-7  Metal oxide step wafer map. .............................................................................. 31 
Fig. 2-8  Raman shift of the material at the channel region. ............................................. 33 
Fig. 2-9  RHEED images (a) before PtSe2 deposition, (b) after PtSe2 deposition, (c) after 
Se anneal at 400 °C, and (d) after Se anneal at room temperature. .................................. 35 
Fig. 2-10  Top view of a fabricated MOSFET. ................................................................. 37 
Fig. 2-11  TLM structure top views (a) after dielectric deposition (b) after top contact 
formation. .......................................................................................................................... 38 
Fig. 3-1  Total resistance RT measured on TLM structures of different channel lengths and 
PtSe2 thicknesses. ............................................................................................................. 40 
Fig. 3-2  Top view of a fabricated WSe2 MOSFET on the BEOL Substrate. .................. 43 
Fig. 3-3  Drain current under different drain source bias and gate-source voltage of 1 V 
with bias-source (contact bias) voltage sweeping. ............................................................ 44 
Fig. 3-4  Transfer curve under contact bias of 3 V with different drain-source voltages. 45 
Fig. 3-5  Transfer curve with 3 V drain-source bias under contact bias of 0 V with leakage 
currents. ............................................................................................................................. 46 
Fig. 3-6  Transfer curve with 3 V drain-source bias under different contact biases (VBS).48 
xii 
 
Fig. 3-7  Transfer curve temeprature depence under 3 V drain-source bias and 7.5 V contact 
bias. ................................................................................................................................... 49 
Fig. 3-8  Total conductance tmperature dependence between 80 K to 290 K under gate-
source bias of 7 V (), 0 V (◇), −5 V (△). .................................................................... 50 
Fig. 3-9  Distribution of T gate (■) and π-gate (■). ....................................................... 52 
Fig. 3-10  Chip map of drain current under drain-source voltage of 10 V with gate floating 
of CVD MoS2 MOSFETs. [31] ......................................................................................... 52 
Fig. 3-11  Maximum on-current of 66 devices under VDS = 1 V, VBS = 0 V, VGS swept from 
−5 V to 5 V. ...................................................................................................................... 53 
Fig. 3-12  Maximum drain current on Row 9 under VDS = 1 V, VBS = 0 V, VGS swept from 
−5 V to 5 V. ...................................................................................................................... 54 
Fig. 3-13  On/off ratio chip map. ...................................................................................... 55 
Fig. 3-14  Dominating conduction type of 66 devices under VDS = 1 V, VBS = 0 V, VGS swept 
from −5 V to 5 V. .............................................................................................................. 56 
Fig. 3-15  Transfer curve of an ambipolar device under VDS = 1 V and VBS = 0 V. ......... 56 
Fig. 4-1  Raman shift of selenized PtSe2 film from 40 s sputtered Pt............................... 59 
Fig. 4-2  Total resistance versus channel length, channel width: 5 μm. ........................... 60 
Fig. 4-3  Total resistance versus channel length, channel width: 20 μm. ......................... 61 
Fig. 4-4  Transfer curves of a 3 nm selenized PtSe2 film MOSFET under different drain 
source biases. .................................................................................................................... 62 
Fig. 4-5  Transfer curve of a 3 nm selenized PtSe2 film MOSFET with extracted 
transconductance. .............................................................................................................. 62 
xiii 
 
Fig. 4-6  Transfer characteristics measured on typical PtSe2 MOSFETs with channel 
thickness t = 4, 8 and 12 nm. VDS = −1 V. ........................................................................ 63 
Fig. 4-7  Transfer curves of a 3 nm selenized PtSe2 film MOSFET under different contact 
biases. ................................................................................................................................ 64 
Fig. 4-8  Raman shift of selenized PtSe2 film from 20 s MBE deposited Pt. ................... 65 
Fig. 4-9  Transfer curves (a) linear scale under drain source bias of 10 V and −10 V and (b) 
log scale under drain source bias of 10 V. ........................................................................ 66 
Fig. 4-10  (a) Maximum drain current on Row 9 (selenized MBE 20 s Pt) under VDS = 10 
V, VBS = 0 V, VGS swept from −10 V to 10 V, (b) average device performance of the 10 
devices in the red circle of (a), and (c) most left (marked with solid circle in (a)) and most 
right (marked with dashed circle in (a)) device characteristics. ....................................... 67 
Fig. 4-11  Cross section (not to scale) of the substrate during additional process to deposit 
10 nm Pt at the contact regions for profile engineering device (a) deposition of Pt and (b) 
after lift-off........................................................................................................................ 69 
Fig. 4-12  Transfer curve of a selenized MOSFET with 4 nm PtSe2 at the channel region 
and 40 nm PtSe2 at the contact regions. ............................................................................ 70 
Fig. 4-13  Transfer curve of a PtSe2 MOSFET with 3 ML PtSe2 at the channel region 
connecting10 nm PtSe2 at the contact regions. ................................................................. 71 
Fig. 5-1  Proposed process for graded PtSe2 channel to contact transition. ...................... 78 
1 
 
Abstract 
For the last 50 years, Si metal-oxide-semiconductor field-effect transistors 
(MOSFETs) have undergone tremendous development under the Moore’s law. However, 
it has become more and more difficult to continue the scaling due to the limitation of Si 
quantum confinement when the gate length is less than 5 nm. 
Two-dimensional (2D) atomic-layered materials may replace Si in future-generation 
ultra-thin-body, low-power, and high-performance MOSFETs. However, for any 2D 
material to replace Si, it must not only have high mobility and sizable bandgap, but also be 
manufacturable. Graphene has high mobility but no bandgap. MoS2 has sizable bandgap 
but low mobility. Black phosphorus (BP) has high mobility and sizable bandgap but is 
unstable in air and has not been grown under reasonable pressure and temperature. By 
contrast, monolayer PtSe2 has high mobility, sizable bandgap, air stability, and can be 
synthesized below 450 °C ‒ −the thermal budget of CMOS back-of-the-line (BEOL) 
processes (BEOL). Additionally, bulk PtSe2 is semi-metallic to facilitate low resistance 
contact, a critical issue for all 2D devices. Experimentally, PtSe2 MOSFETs have been 
demonstrated by exfoliated flakes, chemical vapor deposited film, and thermal assisted 
converted film. 
In this dissertation, both material preparation and device fabrication are done below 
450 °C. Transistors based on molecular beam epitaxy grown PtSe2 are fabricated and 
characterized for the first time. With 3-monolayer (ML) PtSe2 grown by molecular beam, 
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transistor with n-type carrier has been demonstrated with on/off ratio of 43, which increases 
to 1600 at 80 K and is the best among n-type PtSe2 transistors fabricated on grown films. 
The MOSFETs are batch-fabricated by a CMOS-compatible process based on 200-
mm-diameter Si substrates prepared by a state-of-the-art BiCMOS foundry. Dozens of 
rounds of fabrication were carried out to ensure the yield of large-scale fabrication. 
Photoresist residue formed on 2D material were reduced by reduced dry etching time. The 
poor adhesion between 2D material and the substrate was also addressed. 
Despite the thin PtSe2 layer, doping by contact bias lowers the contact resistance 
significantly and boosts the on current and on/off ratio. Temperature-dependent current-
voltage characteristics show the bandgap is approximately 0.2 eV, which confirms that the 
semiconductor-semimetal transition of PtSe2 is not as abrupt as originally predicted. 
By the chip maps, performances of 66 devices are presented, which show reasonable 
uniformity across the 10 mm × 10 mm chip.  
Better MOSFET performance can be expected by growing even thinner PtSe2 
uniformly and by thickening the PtSe2 in the contact regions. 
  
3 
 
Chapter 1  Introduction 
Since the discovery of graphene [1] in 2004, two dimensional (2D) materials have 
been studied extensively [2][3]. The intrinsic atomic thin nature of 2D materials inspires 
not only physical breakthroughs [4], but also evoke big interests in semiconductor device 
community to replace Si with 2D materials [5]. This chapter will focus on answering why 
we choose 2D materials to replace Si and how. 
1.1  2D Material for Future Electronics 
1.1.1  CMOS Scaling 
Moore's law is the prediction that the number of transistors in a dense integrated 
circuit doubles about every two years [6]. Semiconductor industry followed it to enhance 
the circuitry performance. More specifically, the scaling methodology was proposed by 
Robert Dennard and colleagues in 1974 for metal-oxide-semiconductor field-effect 
transistors (MOSFETs) that would deliver consistent improvements in transistor area, 
performance, and power reduction [7]. Fig. 1-1 [8] shows the scaling of transistor gate 
length, gate width, gate oxide thickness, and supply voltage all by the same scale factor, 
and increasing channel doping by the inverse of the same scale factor, which would result 
in a MOSFET with high drive current and low parasitic capacitance, occupying smaller 
area. 
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Fig. 1-1  Traditional MOSFET scaling as described by Robert Dennard [8]. 
 
Fig. 1-2  Minimum feature size scaling trend for Intel logic technologies [8]. 
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This traditional method was guiding the scaling until 130 nm generation (Fig. 1-2). 
After that, the industry had to continue scaling with new material or new structure shown 
in (Fig. 1-3). In 2005, R. Chau [9] also predicted more and more non-Si contents integrated  
 
Fig. 1-3  Six generations of Intel transistor innovations used to continue scaling [8]. 
 
       (a)                                                                               (b) 
Fig. 1-4  Trends for improving (a) cost per transistor and (b) performance per watt. 
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with Si complementary metal–oxide–semiconductor (CMOS). With these efforts, Intel has 
successfully continued down the road with cheaper transistors and higher performance (Fig. 
1-4). At this point, for next generation electronics, there are many choices. In terms of new 
material, III-V compound semiconductors like InGaAs are promising candidates for their 
superior mobility (more than one order of magnitude improvement comparing to Si). In 
terms of new structure, transistors based on Si nanowires can replace the current FinFET. 
Combining both, with tunneling FET based on compound semiconductors, the 60 mV/dec 
subthreshold limitation can be broken, further lowering down the supply voltage and save 
power [8]. 
 
                (a)                                                                  (b) 
Fig. 1-5  (a) The effect of quantization on the bandgap of some 3-D crystals [10] and (b) three-dimensional 
schematic representation of a typical MoS2 structure [11]. 
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Fig. 1-6  Room-temperature electron mobility vs. bandgap for different materials [12]. 
 
However, as the node goes down beyond 5 nm, conventional three-dimensional (3D) 
semiconductors’ bandgaps increase exponentially (Fig. 1-5(a)) [10], which made them not 
only hard to process but also not attractive to build applications upon. This is where two-
dimensional (2D) material comes into play. 2D material can be atomically thin, without 
dangling bonds, and maintain an adequate bandgap [12] (Fig. 1-6). Assume a gate length 
to channel thickness ratio of 3 to maintain good gate electrostatic control over the channel, 
the actual gate length can go down to about 2 nm if the channel is monolayer MoS2 (Fig. 
1-5(b) [11]). Fig.1-6 shows the summary with both 2D materials, Si, and III-V materials in 
terms of bandgap and mobility. The mobility of 2 well-studied 2D materials, MoS2 (usually 
N type [13]), and WSe2 (usually P type [14]), are proven to be comparable to Si both 
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theoretically and experimentally. Also, many 2D materials can already be grown in large-
scale with high quality [15]–[18]. 
To continue the scaling to sub-5-nm actual gate length, 2D material is definitely a 
promising candidate in terms of new material. 
1.1.2  3D Integration for Device Density 
Another way to increase the computation performance of single chip is to simply 
increase the device density, either by putting more transistors or integrating memory to 
reduce the delay. This is moving forward with the scaling following the new structure 
direction. 
 
Fig. 1-7  3D Chip Stacking [19]. 
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        (a)                                                                          (b) 
Fig. 1-8  (a) Illustration of BEOL 3D FinFET IC and (b) SEM top views of poly-Si films [20]. 
 
This can be achieved with the development of through silicon via (TSV) process [19] 
(Fig. 1-7), where the front-end-of-line (FEOL) layers of the top chip can be connected to 
the top layer of the back-end-of-line (BEOL) of the bottom chip. People also tried to add 
another epitaxial Si layer on top of a FEOL integrated circuit with a SiO2 buffer layer in 
between [20] (Fig. 1-8(a)). Comparing with stacking chips by TSV, the second method is 
much cheaper without requirement for additional substrate and complicated TSV process. 
However, the second method does suffer from yield and reliability issue due to high 
temperature of epitaxial Si deposition. Particularly, due to the introduction of grain 
boundaries, the area usage is not efficient (Fig. 1-8(b)). Note that the CMOS thermal budget 
with metal interconnects is usually 450 ℃ whereas the epitaxial deposition of high-quality 
Si is usually above 600 ℃. 
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Again, 2D materials can help. With the demonstration of 3D integration of carbon 
nanotube FET logic, resistive random access memory (RRAM), and Si logic [21], it 
inspires people to integrate 2D material with Si logics. Due to the weak Van der Waals 
between the layers, 2D materials can be produced easily by a scotch tape [1]. This is how 
graphene was found in the first place. Similarly, 2D materials can be grown on an alien 
substrate and by being transferred onto Si logic chips to serve as the active layer for 
additional logic [22], or sensor [23], or memory [24], which all have been demonstrated on 
2D material. In [23], graphene was grown on Cu and then transferred onto Si logic to serve 
as optical sensor. This way, the Si logic avoids going through high temperature process 
and the 2D material can be grown under a high temperature with high quality. The best 
thing is that you can stack several 2D materials together (Fig. 1-9) [25]. Promising 
tunneling FETs based on 2D materials have been demonstrated as well [26], which really 
opens another flexibility to play with for future generation electronics. Note that for 
building tunneling FETs based on traditional III-V material, lattice mismatch between two 
different material always cause an issue for growth. On the contrary, different 2D materials 
can be stacked together without worrying lattice mismatch. 
 
Fig. 1-9  Shematic of the programmed vacuum stacking process [25]. 
11 
 
To increase the active device density by staking on existing Si logics or add tunneling 
FET into the game, 2D material can contribute due to its layer by layer intrinsic structure, 
meaning 2D material can help with the new structure as well. 
1.1.3  Thin Film Transistors 
Thin film transistor (TFT) driven liquid crystal displays (LCD) has grown its revenue 
from $1 billion in 1989 to nearly $110 billion in 2012 [27]. TFT is a type of FETs with its 
structure and operation principles similar to MOSFET. Fig.1-10 shows the development of 
TFT. It is as old as modern MOSFET but only after the demonstration of first functional a-
Si:H [28], it started to flourish. Nowadays, LCD industry is still the driving force for TFT 
technology. With the requirement of driving organic light emitting diode (OLED), people 
have developed TFT based on indium gallium zinc oxide (IGZO) for its higher mobility (~ 
10 cm2/Vs). 
12 
 
 
Fig. 1-10  Development of thin-film transistors [27]. 
 
Fig. 1-11  The layer-dependent mobility of various 2D materials at room temperature on back-gated SiO2 
substrate [29]. 
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From Fig. 1-11, the mobility of transition metal dichalcogenide (TMD) materials can 
reach more than 100 cm2/Vs. Here we are not including graphene because it has no bandgap, 
resulting in large off current of graphene FETs [30], which does not meet the requirement 
of display driving circuits, or black phosphorus because it is very air sensitive. With large-
scale chemical vapor deposition, the mobility of MoS2 can already reach 10 cm
2/Vs [31]. 
With liquid exfoliation, the mobility of the spun coated MoS2 film also can reach more 
than 1 cm2/Vs [32]. These early results are truly promising. With further process 
development, 2D material TFT may be able to surpass IGZO TFT in terms of mobility and 
cost. 
1.2  CMOS Integration of 2D Materials 
To date, most 2D devices were individually crafted by direct-write electron-beam 
lithography (EBL) on micrometer-sized flakes exfoliated from bulk crystals. However, in 
order for the industry to get involved, single device cannot show the uniformity of the 
material. For example, semiconductor industry is trying to deploy 400 mm wafers whereas 
exfoliated 2D flakes (less than 10 monolayers) only occupy at most 10 μm × 10 μm area. 
Comparing with photolithography, although EBL provides faster prototype without 
making a mask, the throughput is low due to the line-by-line scanning exposure method. 
Recently, scores of metal-oxide-semiconductor field-effect transistors (MOSFETs) 
and small-scale integrated circuits have been fabricated on 2D materials, mostly based on 
graphene and MoS2 [23], [30], [31], [33]–[45] due to the accessibility of high-quality large-
14 
 
scale chemical vapor deposited (CVD) graphene and MoS2. However, in most cases, 
electron-beam lithography was used in conjunction with gold metallurgy or the substrates 
went through high temperature which exceeds CMOS thermal budget (450℃), making 
them incompatible with large-scale batch processing by standard CMOS processes on 
silicon wafers. For example, although photolithography was used in [35], [38], [40], [41], 
[44], [45], gold was retained. In [36], [39], [40], CVD MoS2 were directly grown on Si/SiO2 
substrates. If there were CMOS logics in the substrates, they would not survive the hot bath. 
A summary is shown in Table 1-1. 
At IMEC, C. Huygheaert et al. [46] chose to explore WS2 and MoS2 to bridge the lab 
to IMEC’s 300 mm pilot line. They directly integrate the material as active channel for 
transistors into the BEOL process. With precise control over the film transfer, they showed 
that 2D materials are a competitive candidate for ultimately scaled Si technology nodes if 
the mobility, parasitic resistance and material uniformity can be improved. Transfer is 
necessary because growth of WS2 and MoS2 were done by CVD where the temperature 
can be way beyond CMOS thermal budget (450 °C). We also tried to evaluate CVD 
monolayer MoS2 MOSFETs fabricated on BEOL substrates by transfer, where GHz 
operation was demonstrated [31].  
However, as [46] pointed out, the difference in equivalent oxide thickness (EOT) and 
measured capacitor equivalent thickness (CET) suggested that 2D surface was susceptible 
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Table 1-1  Large-scale Fabrication Based on CVD MoS2 and Graphene 
Material Substrate FET No. 
CMOS 
Incompatibility 
Operation Reference 
MoS2 Si/SiO2 102 
High-temp, 
EBL, Gold 
DC [39] 
Graphene Si/SiO2 102 
Non-planar, 
EBL, Gold 
Graphene [30] 
MoS2 Si/SiO2 104 
High-temp, 
Gold 
DC [40] 
MoS2  Si/SiO2 102 Gold DC [41] 
MoS2 Polyimide 101 EBL, Gold RF [42] 
MoS2 Si/SiO2 10
2 EBL, Gold DC [43] 
Graphene CMOS 105 No MOS Gate Optical [23] 
MoS2 Si/SiO2 102 Gold DC [44] 
MoS2 Sapphire 102 Gold Optical [45] 
Graphene CMOS 101 
EBL, Gold, No 
MOS Gate 
Gas Sensor [33] 
MoS2 Si/SiO2 101 
Non-planar, 
EBL, Gold 
RF [34] 
MoS2 Si/SiO2 101 Gold DC [35] 
MoS2 Si/SiO2 101  RF [31] 
MoS2 Si/SiO2 103 
High-temp, 
EBL, Gold 
DC [36] 
MoS2 Si/SiO2 101 EBL Optical [37] 
Graphene Si/HfSiO 102 Gold RF [38] 
Temp is an abbreviation for temperature. 
16 
 
to process induced contamination and residues. These residues can come from the transfer 
process. 
Alternative to transfer, direct growth is always preferred due to the straight forward 
process and potential higher yield, leading to lower cost and helping with the scaling. 
1.3  Large Scale PtSe2 MOSFETs 
We explored with a relatively new transition metal dichalcogenide material, PtSe2, 
which can be grown by selenization at temperatures lower than 400 °C [47], which is a 
huge advantage over well-studied 2D material like MoS2 and WSe2, who need to be grown 
by CVD under very high temperature[16], [17]. 
PtSe2 is predicted [48] and experimentally [49] confirmed to have sizable bandgap 
at a few layers and be able to transfer to a semimetal in bulk state. PtSe2 transistors have 
been demonstrated with a high mobility and on/off ratio based on exfoliated flakes [29], 
[50]. Comparing with other 2D materials like black phosphorus [51], PtSe2 is more air 
stable [29]. With these promising intrinsic characteristics, PtSe2 electronic devices have 
been explored by multiple groups summarized in Table 1-2 [29][47][50][52]–[58]. Except 
for [29], [50]and [58], most of the work on PtSe2 MOSFETs are based on grown large-
scale PtSe2. With the minimal interests from semiconductor industry about MoS2 or WSe2, 
the 2D community realized that transistors based on large-scale grown film had to be 
demonstrated. For any 2D material to replace Si, it must not only have high mobility and 
sizable bandgap, but also be manufacturable. 
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Table 1-2  Comparison of PtSe2 MOSFETs 
Thickness 
(nm) 
RSH (Ω/□) 
On/off 
Ratio 
Carrier 
Type 
Material 
Preparation 
Thermal 
Budget (°C) 
Reference 
7 <1×105 a 1.5 P CVD 300 [52] 
2 <1×108 a 104 N 
Exfoliated 25 [29] 
64 <25 a 1 N 
2   10
5 N 
Exfoliated 25 [50] 
14 400 1 N 
2 2×106 1.7 P Thermal 
Conversion 
400 [53] 
20 500 1 P 
2.5 <2×108 a 16 P Plasma 
Conversion 
300 [54] 
5 <1×105 a 1 P 
4 2.1×104 1.9 P Thermal 
Conversion 
400 [47] 
12 1.7×103 1.1 P 
1.6  40 P 
CVD 500 [55] 1.6  25 N 
5.8  5 P 
1.6 <3×108 a 15 P Thermal 
Conversion 
650 [56] 
4.7 <1×106 a 50 P 
2.5 5×105 230 P Thermal 
Conversion 
400 [57] 
6 2.1×104 2 P 
3 1×106 93 P Exfoliated 25 [58] 
2 3×108 43 N MBE 400 
This 
Dissertation 
Room-temperature data except data from [50] were measured at 10 K  
aUpper bound from total series resistance RT = RSHLCH + 2RC 
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Note that in Table 1-2, in [54], the plasma assisted deposition can potentially lower 
the process temperature to 100 ℃, which is lower than the current thin film process 
deposition temperature, 300 ℃, bringing opportunities to lower the cost of TFTs. Beside 
the potential for high-performance integrated electronics, PtSe2 has many other interesting 
properties and potential applications worthy of exploration. For example, the hidden helical 
spin texture with spin-layer locking in monolayer PtSe2 has been recently observed [59], 
and such spin physics induced by a local Rashba effect has great potential for electric field 
tunable spintronic devices [60]. Remarkable photocatalytic activity [48], [49], [61], [62], 
photodetection [63], and quick-response gas sensing [64] have also been demonstrated. 
1.4  Motivation and Organization of the Dissertation 
With the exfoliated PtSe2 flakes demonstrating high performance, most of the grown 
film did not have desirable results measured at room temperature, especially, when the 
films were grown at a CMOS-compatible temperature except [57]. p-type PtSe2 MOSFET 
reached a record high on/off ratio of 230 in [57]. Not only the material quality, but also the 
film thickness can greatly influence the device on/off ratio. From Table 1-2, we noticed 
that grown film whose thickness was below 2 nm was only explored based on CVD or 
selenized PtSe2 films. PtSe2 films less than 2 nm have been grown by molecular beam 
epitaxy (MBE), but never tested electrically [49], [65]. Interestingly, most works based on 
exfoliated flakes show n-type conduction whereas most grown film show p-type 
conduction probably due to the excess Se during growth. In [55], n-type transistor was 
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demonstrated with Se:Pt stoichiometry less than 2 with the best on/off ratio of 25. Here, 
we demonstrate PtSe2 N-MOSFET with an on/off ratio of 43 based on MBE grown 3 
monolayer (ML) PtSe2. Note that the on/off ratio is comparable to the on/off ratios of the 
p-type transistors reported in [55], [56]. With both large-scale N-MOSFET and P-
MOSFET, large-scale complementary logic can be constructed. 
This dissertation will first introduce the device design and fabrication process in 
chapter 2 to give the readers big pictures of the device structure, the chip, and the various 
concerns in fabricating 2D transistors. Chapter 3 will analyze the most important 2 factors 
in single 2D device operation, which are parasitic resistance (mainly contact resistance) 
and material quality. Chapter 4 will analyze the material uniformity based on the chip maps. 
Chapter 5 will summarize this dissertation and suggest possible directions for future works. 
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Chapter 2  Device Design and Fabrication 
2.1  Buried Gate Structure 
At the beginning (Fig. 2-1(a)), to enable fast prototype, 2D MOSFETs were using 
the entire substrate as the gate [39], which will be called back gate in this dissertation. This 
often leads to high on current and ambipolar conduction because the back gate can tune the 
doping profile of the 2D material under the contact while tuning the channel region. It is a 
good approach to show the potential of the new material. 2D materials and metals usually 
have Schottky contacts which make 2D devices contact dominated. With back gate, in the 
on state, take MoS2 NMOSFET for an example, the positive gate voltage helps induce N 
doping in the 2D materials under the contacts, effectively lowering the Schottky barrier 
[66]. In the off state, the negative voltage suppresses the electron density, helping with 
turning off the device. In this case, these devices usually have high on/off ratio, low 
subthreshold swing, and high extracted field effect mobility. In [45], thousands of devices 
were fabricated on a conducting Si substrate, so that it could be used as a back gate. 
Although this configuration simplified the fabrication and allowed DC characteristics to be 
quickly measured, the MOSFETs could not operate at high speed due to the large parasitic 
capacitance associated with a conducting substrate. In addition, the modern very-large-
scale integration (VLSI) needs transistors to be controlled independently instead of having 
a common back gate. So back gating with the conductive substrate is not that applicable. 
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(a) 
 
(b) 
 
(c) 
Fig. 2-1  Cross sections of 2D MOSFETs (a) back gate, (b) top gate, and (c) buried gate. 
 
People started to look at top gate 2D devices for practical and high frequency 
applications (Fig. 2-1(b)). To enhance the performance, specifically, under the long-
channel approximation [67], 
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 𝑓𝑇 = 𝑔𝑀 2𝜋(𝐶𝐺𝑆 + 𝐺𝐺𝐷)⁄ , (2-1) 
where fT is the forward current gain cut off frequency, gM is the transconductance, 
and CGS and CGD are the gate-source and gate-drain capacitances, respectively. (The long-
channel approximation is used even for a 2D MOSFET with a submicron gate length, 
because it is often prevented from operating in the saturation mode due to large contact 
resistances [66].) The reported fT usually falls short of that estimation by (1) mainly because 
the contact resistance increases the source and drain resistances RS and RD , which, in turn, 
degrade gM and fT  according to 
 𝑔𝑀
′ = 𝑔𝑀 (1 + 𝑔𝑀𝑅𝑆)⁄ , (2-2) 
and [68] 
 𝑓𝑇
′ = 𝑓𝑇(𝐶𝐺𝑆 + 𝐶𝐺𝐷) {𝐶𝐺𝑆 + 𝐶𝐺𝐷[1 + 𝑔𝑀(𝑅𝑆 + 𝑅𝐷)]}⁄ , (2-3) 
Similarly, RS and RD can degrade the maximum frequency of oscillation fMAX 
according to [68] 
 𝑓𝑀𝐴𝑋
′ = 𝑓𝑇
′ 2√(2𝜋𝑓𝑇𝐶𝐺𝐷 + 1 𝑅𝐷𝑆⁄ )(𝑅𝐺 + 𝑅𝑆)⁄ , (2-4) 
where RDS is the output resistance and RG is the gate resistance. RDS can be rather 
small because most 2D MOSFETs are not driven into saturation as mentioned before. On 
the other hand, RD can affect f’MAX implicitly through f’T. Equations (2)−(4) show that to 
improve the high-frequency performance of 2D MOSFETs, gM and RDS need to be 
maximized while CGS, CGD, RG, RS and RD need to be minimized. 
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Submicron top gate device greatly reduced the parasitic capacitances, CGS, CGD 
comparing with the global back gate. However, it is hard to grow high quality dielectric on 
top of 2D material as 2D materials often get unstable under high temperature [69]. For 
example, our work on black phosphorus MOSFETs were using Al2O3 deposited at 200 ℃ 
instead of 300 ℃ [70], [71]. If the dielectric was deposited at 300 ℃, the process would 
damage the channel. Low temperature deposited dielectric tends to have more defects, 
which induce more trapped charges. The interface density can be higher as well, which 
reduces transconductance, gM. 
For a better gM with high quality dielectric, people explored buried gate structure 
[30], [41], [43] (Fig. 2-1(c)), where gate is formed first and followed by dielectric 
deposition at relatively high temperature. This way, the dielectric deposition won’t harm 
the 2D materials. With forming gas annealing, the trapped charge can be further reduced 
as well [41]. We adapted the idea to design the buried gate by Metal 1 in the BEOL process 
of SG 13 technology from IHP Microelectronics. This way, not only we have a smooth and 
flat surface comparing with [30], also the fabrication can be done in a much large scale 
comparing with [41], [43]. With the BEOL substrate, we intend to use all CMOS-
compatible process unlike in [30], the gate was not buried which made the surface rough 
and in [41], [43], gold was retained. 
2.2  Contact Bias 
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Inspired by the global back gate method, the contact can be electrically doped by a 
separate electrode from the gate. The doping can help reduce the contact resistance due to 
Fermi-level pinning [72], [73]. 
The first question we need to answer here is that why we want electrical doping 
instead of ion implantation [74] or phase engineering [75] or chemical doping [76]. As 2D 
material is naturally thin and not very thermal stable, traditional doping method on Si with 
ion implantation and annealing [74] can damage the 2D materials. Doping with 
substitutions (donors and acceptors) are unintentionally happening during the bulk crystal 
or thin film 2D material growth and uncontrollable [77]. Phase engineering was an exciting 
technology achievement because it manifests the unique property of metallic phases of 2D 
materials. However, it is usually not very stable [75]. Large currents or static electric shock 
can transform the metallic phase back to semiconducting phase. The reliability should be 
improved before this method can be practical. Chemical doping with organic molecules 
suffers from the same reliability problem [76]. 
The second question is that how much electrical doping can help. Early work  based 
on WSe2 MOSFETs, [78] showed that the polarity can be tuned with the local electrodes. 
However, the local electrodes were not isolated if a microwave signal was applied at the 
gate. Instead of amplified by the transistor, the alternating signal would leak to the local 
electrodes, again, due to the large overlap capacitances between drain/source pads and the 
local biasing electrodes. Later, based on BP MOSFET, [79] showed that although electrical 
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bias in the contact region could dope the material locally and tune the characteristic of BP 
MOSFETs, the approach did not yield high on-state current due to nonideal interface with 
the gate dielectric, which with buried gate design, would be less an issue for us. 
 
                  (a)                                                                          (b) 
 
             (c) 
Fig. 2-2  (a) Cross-section schematic, (b) top-view micrography of an hBN/BP/hBN MOSFET, with contact 
bias and spiral inductor highlighted in (b), (c) small-signal forward-current gain ( measured,  
deembedded), and power gain ( as measured,  deembedded). 
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Based on the previous experience, we decided to add the local bias electrode, which 
we will call contact bias in the dissertation, and wired it out with a large spiral inductor to  
 
(a) 
  
                     (b)                                                (c) 
Fig. 2-3  (a) Single MOSFET structure with contact bias, (b) T gate structure, and (c) π gate structure. 
 
act as a radio frequency choke. This design has been proven effective in our work based 
on BP MOSFETs [80]. In Fig. 2-2(a), the top view highlights the contact bias pad and 
inductor. Cross section view (Fig. 2-2(b)) shows that the local contact bias is only under 
the source pads because in a separate experiment, we found that drain contact bias is not 
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as significant as source contact bias. Drain would be heavily biased during the operation, 
the Schottky barrier has been effectively overcome. With the contact bias, the f’T and f’MAX 
can reach 19 GHz and 29 GHz respectively (Fig. 2-2(c)), which sets the record for BP 
MOSFETs. 
With the prior knowledge, we designed the device top view as Fig. 2-3(a). Two kinds 
of gate configurations were designed. One has one buried gate with a gate width of 20 μm, 
which we call T gate (Fig. 2-3(b)). The other one has two identical buried gates with a total 
gate width of 20 μm, which we call π gate (Fig. 2-3(c)). They were designed to see whether 
there was a difference. If not, device power can be boosted by adding more gate fingers. 
2.3  Fabrication Process 
 
               (a)                                                                              (b) 
Fig. 2-4  Buried-gate BEOL substrate design (a) fabricated 200-mm wafer diced into 120 dies and (b) 10 mm 
by 10 mm single die. 
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CMOS-compatible large-scale fabrication of PtSe2 MOSFETs in this dissertation 
includes four major steps. (A) formation of buried gate and contact bias, (B) dielectric 
deposition and patterning, (C) deposition of PtSe2 by co-deposition of Pt and Se, (D) 
definition of active and contact regions. To facilitate PtSe2 deposition experiment in the 
MBE reactor, although step A was performed on a 200-mm high-resistivity (10 kΩ∙cm) Si 
wafer (Fig. 2-4(a)), it was subsequently diced into approximately 120 10 mm × 10 mm 
chips (Fig. 2-4(b)) before step B. 
 
(a) 
 
(b) 
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(c) 
 
(d) 
Fig. 2-5  Cross section view (not to scale) after (a) formation of buried gate and contact bias, (b) dielectric 
deposition and patterning, (c) deposition of PtSe2, (d) definition of active and contact regions. 
 
2.3.1  Buried Gate and Contact Bias Formation 
We chose the BEOL process of IHP Microelectronics SG13 technology, where the 
chemical mechanical polishing and reactive ion etching process were optimized for flat and 
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smooth surface. A one-mask stepper photolithography process was used to form Al gates 
buried in SiO2. Specifically, around 0.5 μm SiO2 was first deposited, then around 0.5 μm  
 
 
Fig. 2-6  SEM images after metal etching. 
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Al was deposited. Al was patterned by the stepper then dry etched. Fig. 2-6 shows the SEM 
images after this step. After this, another layer (about 1 μm) of SiO2 was deposited, 
following with chemo-mechanical polishing (CMP) to thin the SiO2 above Al to about 100 
nm. Finally, the reactive ion etching was used to expose the metal. Fig 2-7 shows the 
uniformity across the wafer. For the subsequent step, chips with metal oxide step close to 
zero were chosen. 
 
Fig. 2-7  Metal oxide step wafer map. 
 
After dicing, each 10 mm × 10 mm chip contained 950 individually probable radio-
frequency (RF) MOSFET structures (Fig.2-3(a)). The gate length and thickness are 
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approximately 0.8 μm and 0.5 μm. The thick gate reduces the gate resistance, helping with 
high-frequency performance. The contact bias electrodes are directly under the contact 
with 5 μm in length. For T gate, the total contact bias width is slightly narrower than the 
gate width, which is about 18 μm due to the connection from the gate finger to the gate pad. 
That’s also why there are two separate source pads and contact bias electrodes for the T 
gate device. For π gate, the contact bias has the same width as gate, which is 10 μm. The 
total area of single device is about 300 μm × 260 μm. The inductor takes similar size of 
area. The cross section of the prepared substrate is shown in Fig.2-5(a). 
2.3.2  Dielectric Deposition and Patterning 
30-nm Al2O3 gate oxide was deposited by atomic layer deposition at 300 °C. With 
contact photolithography patterning using ABM contact aligner, the dielectric at the pads 
were etched by buffer oxide etch 6:1 with a rate of 1 nm/s. After this, the resist was stripped 
off in 1165 hot bath at 80 °C and the substrate was ready for PtSe2 deposition. We did the 
dielectric patterning first to increase the yield. In [31], we patterned the dielectric using the 
same mask as 2D material active region, resulting in 2D material loss during the wet etch 
process due to the weak adhesion, where the yield was 56%. Later, with soft baking at 
100 °C prior to the wet etching for 2 min, the yield reached around 100%. But for PtSe2, 
we did not use the baking technique due to the concern that it may introduce more 
photoresist residue. We did not choose to dry etch Al2O3 either because the strong plasma 
would leave strong photo resist residue on top of 2D material, which could not be removed 
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by O2 plasma while avoiding damaging the fragile 2D material. Without proper removal, 
the residue would increase the contact resistance a lot as the contact metal will contact the 
top surface. The cross section after dielectric deposition and patterning is shown in Fig.2-
5(b).  
2.3.3  2D Material Deposition 
 
Fig. 2-8  Raman shift of the material at the channel region. 
 
In optimizing the channel thickness of a PtSe2 MOSFET, a related question is exactly 
how many monolayers of PtSe2 should be used. Monolayer PtSe2 has the largest bandgap 
hence the highest on/off ratio but may not have the highest carrier mobility or current 
capacity. Based on density functional theory, [49] predicted that monolayer PtSe2 has a 
bandgap of 1.2 eV, bilayer PtSe2 has a bandgap of 0.2 eV, and trilayer PtSe2 is a semimetal. 
However, experimental evidences emerged that a finite bandgap may exists in PtSe2 of a 
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few monolayers. Recently, through calibration of Green’s function with screened Coulomb 
interaction, [57] revised the bandgap energy prediction to 2.4 eV, 1.5 eV and 0.7 eV in 
monolayer, bilayer, and trilayer PtSe2, respectively. Using thermal conversion, [57] also 
experimentally determined that the bandgap is 0.2 eV in PtSe2 with a thickness between 
2.5 nm and 3 nm (approximately 5-6 monolayers). Compared to thermal conversion, MBE 
can precisely control the number of layers due to its layer-to-layer growth mechanism. 
Therefore, MBE is used in this work to grow trilayer PtSe2 and to experimentally determine 
that its bandgap. 
After dielectric patterning, the substrate was cleaned by Acetone, Isopropyl alcohol, 
DI water, and then dried with N2. Immediately after cleaning, the sample was loaded into 
R450 MBE reactor from DCA Instruments equipped with an electron beam evaporator and 
outgassed for 30 min under 130 °C. During growth, the substrate temperature was 
maintained at 200 °C while Se flux was 1.63 × 1014 /cm2⋅s and Pt flux was 9.16 × 1012 
/cm2⋅s. Se flux was from a thermal effusion cell which was maintained at 149 °C. Pt flux 
was from electron beam evaporation with an emission current of 100 mA. The Se to Pt flux 
ratio was 17.8 and PtSe2 flux was 2.75 × 10
13 /cm2⋅s. 
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                   (a)                                                                  (b) 
 
               (c)                                                                    (d) 
Fig. 2-9  RHEED images (a) before PtSe2 deposition, (b) after PtSe2 deposition, (c) after Se anneal at 400 °C, 
and (d) after Se anneal at room temperature. 
 
The growth duration was 339 s. Pt source was shut at the end of growth. Then the 
sample was annealed at 400 °C for 30 min with the Se flux same for growth. Fig. 2-8 shows 
the Raman shift results at the channel region. The measurement was repeated at 3 random 
spots on the chip. All of them showed the same peaks and similar intensity. The Eg A1g and 
LO peaks agree with [65]. With the ultra-low frequency (ULF) peaks, the thickness can be 
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characterized as 3 ML comparing to the growth experimental matrix on sapphire substrate. 
The RHEED images (Fig.2-9) confirm the material quality after Se annealing. One 
observation is that the annealing at 400 °C helped to improve the material quality 
comparing Fig.2-9(b) and Fig.2-9(c). The cross section after PtSe2 deposition and 
patterning is shown in Fig.2-5(c). The deposited PtSe2 is crystalline but with a low degree 
of ordering, however not polycrystalline because it is polycrystalline after deposition, but 
crystal order improves during the post-growth Se anneal such that RHEED transitions from 
polycrystalline Laue rings to streaks of a layer with higher crystal order. Though, the 
ordering is not perfect as streaks are broad, diffuse and low in intensity. 
2.3.4  Definition of Active and Contact Regions 
Firstly, the sample was patterned by contact photolithography using an ABM contact 
aligner to define the active regions (10 μm × 20 μm). The PtSe2 outside the active region 
was dry etched by CF4/O2 (100 sccm/ 20 sccm) plasma under base pressure of 50 mTorr 
with a 200 W RF power. The etching duration was 5 s. In this case, the photoresist residue 
can be minimized. The photoresist was stripped by Acetone for 30 min. Note that unlike in 
step B, we did not use stronger solvent like 1165 or hot bath considering the thin and fragile 
nature of 3 ML PtSe2. Secondly, the source and drain regions were patterned by an 
Autostep i line stepper with a source-drain separation of 1.6 μm. The 0.4 μm access regions 
on both source and drain sides were designed to reduce gate-source and gate-drain parasitic 
capacitance and to leave some room for misalignment. Based on the calibration structure 
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on the chip, the misalignment is less than 0.1 μm. Source and drain contacts were formed 
by electron-gun evaporated Ni and Al with thicknesses of 50 nm and 150 nm, respectively. 
The finished cross section and top view of a π-gate MOSFET are shown in Fig.2-5(d) and 
Fig. 2-10 respectively. Comparing Fig. 2-10 and Fig.2-3(c), the top contacts are right over 
the contact bias electrodes under the dielectric. 
 
Fig. 2-10  Top view of a fabricated MOSFET. 
 
2.4  TLM Structure 
Along with the MOSFETs, 5 sets of transmission-line-method (TLM) test structures 
were fabricated across the chip (inside 5 squares in Fig.2-4(b) located at the middle, top, 
left, right, and bottom of the die) to extract contact and sheet resistances. The TLM 
structures were 10-μm and 20-μm wide with channel lengths of 1, 2, 4, 8, 16, and 32 μm, 
respectively. The contact length was 5 μm, which was greater than the transfer length, 
estimated to be on the order of 1 μm, as will be shown later. The top views of TLM structure  
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                 (a)                                                                           (b) 
Fig. 2-11  TLM structure top views (a) after dielectric deposition (b) after top contact formation. 
 
after dielectric deposition and after top contact formation are shown on Fig.2-11. On the 
left sides of the figures, the TLM structure is 5-μm wide and on the right sides, the TLM 
structure is 20-μm wide. 
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Chapter 3  Device Characterization and Modeling 
3.1  Measurement Setup 
The measurements for contact/sheet resistance and chip maps were done in Cascade 
Microtech Summit 11000 AP probing station with Keithley 4200-SCS Semiconductor 
Characterization System. N2 was flowing during the measurement. The measurement for 
thermal dependence was done in Lakeshore Model CPX High Performance Probe Station 
with Agilent Technologies B1500A Semiconductor Device Analyzer. The measurement 
was done under high vacuum. 
3.2  Contact and Sheet Resistance 
The extraction of the contact resistance and sheet resistance is shown in Fig. 3-1, 
with the total resistance plotted against the TLM channel length. Each point is the average 
of 5 data points measured from the 5 sets of TLM structures across the chip. A linear 
dependence of total resistance on channel length can be observed. The standard deviation 
shows reasonable uniformity achieved. According to [81] 
 𝑅𝑇 = 𝑅𝑆𝐻𝐿𝐶𝐻 + 2𝑅𝐶, (3-1) 
where RT is the total resistance, RSH is the sheet resistance, LCH is the channel length, and 
RC is the contact resistance. All quantities are normalized by the channel width of 20 μm. 
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Fig. 3-1  Total resistance RT measured on TLM structures of different channel lengths and PtSe2 thicknesses. 
 
With the linear fitting, we extracted sheet resistance RSH from the slope to be 100 
MΩ/ and contact resistance RC from the intercept at zero distance to be 200 MΩ⋅μm. The 
sheet resistance is comparable to the 2.5-nm film from [54] and 1.6-nm film from [56]. 
Following [81], the transfer length LT can be estimated with RC/RSH which is 2 μm. 
The transfer length increased more than one order of magnitude comparing with the 
transfer lengths (0.14, 0.12, and 0.05 μm) of 4-nm, 8-nm, and 12-nm PtSe2 grown by 
selenization of Pt [47]. This is a clear sign that 3 ML MBE PtSe2 film is more 
semiconducting whereas 4-nm, 8-nm, and 12-nm PtSe2 films grown by selenization were 
exhibiting semimetal behavior. 
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Further, with the thickness t of 3 ML PtSe2 to be approximately 2 nm, the channel 
resistivity ρCH can be estimated with t⋅RSH to be 20 Ω⋅cm, which is way higher than the 
selenized films [47], where ρCH is 8×10−3, 2.7×10−7, and 2.0×10−8 Ω⋅cm for 4-nm, 8-nm, 
and 12-nm PtSe2 films respectively. With  
 𝑅𝐶 = √𝜌𝐶𝑅𝑆𝐻, (3-2) 
the area contact resistivity ρC can be estimated to be 4 Ω⋅cm2, which is way higher than the 
selenized films [47], where ρC is 4.6×10−6, 4.7×10−7, and 3.8×10−8 Ω⋅cm2 for 4-nm, 8-nm, 
and 12-nm PtSe2 films respectively. Usually ρC depends on the carrier density immediately 
under the contact, which presumably is similar for the PtSe2 thin films of different 
thicknesses. However, when the film thickness approaches the mean free path, ρC has been 
observed to be inversely dependent on the film thickness mainly due to increased surface 
scattering [82]. Since the mean free path of metals and heavily doped semiconductors are 
both on the order of 100 nm [83], [84], even 12-nm PtSe2 will suffer from significant 
surface scattering. 
From [47], ρCH and ρC have t−0.7 and t−5.5 (unit in nm) dependence on the thickness t. 
Extrapolating from 4 nm film in [47] to ~ 2 nm film would give us, ρCH ~ 1.3×10−2 Ω⋅cm 
and ρC ~ 2×10−4 Ω⋅cm2, still way lower than the experimental results we got on 3 ML PtSe2. 
The channel resistivity is given by, 
 𝜌𝐶𝐻 = 1 𝑞𝑛𝜇𝐷⁄ ≈ 1 𝑞𝑛𝜇𝐹𝐸⁄ , (3-3) 
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where q is the electron charge, n is the electron density, μD is the drift mobility and μFE is 
the field-effect mobility. With μFE ≥ 0.007 cm2/Vs, which will be shown later, the electron 
density of 3ML PtSe2, n, ≤ 4.5×1019 cm−3. This is almost an order of magnitude lower 
than the bulk carrier density, which is 3.3×1022 [85], showing 3 ML PtSe2 is no longer a 
semimetal. The transition from semimetal to semiconductor happened on 3 ML PtSe2 or it 
is at least in the transition, where the density of states near the band edge may start to 
decrease before the bandgap appears [86]. Here we neglect hole density because the 
devices are mostly NMOSFET, which will be shown later. 
3.3  Contact Bias 
In optimizing the channel thickness of a PtSe2 MOSFET (Table 1-2), a dilemma 
exists: Thin PtSe2 has high on/off current ratio but high contact resistance; thick PtSe2 has 
low contact resistance but low on/off ratio. A recessed channel with thin PtSe2 under the 
gate and thick PtSe2 under the source and drain can solve the dilemma. Such a recessed 
channel can be realized by a subtraction process [47], [52] or an addition process [54]. 
However, before these processes become practical, a temporary solution is by electrically 
biasing the contact to introduce charge carriers locally thereby reducing the contact 
resistance to a thin channel [78]. Thus, contact biasing is used in this work. 
3.3.1  Proof of Concept 
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We demonstrated the contact bias effect with exfoliated crystalline WSe2 flake on 
the BEOL substrate. The design has been tested on hexagonal boron nitride (hBN) 
sandwiched BP top gate FETs in [80], but has not been proven on our BEOL substrate with 
buried-gate configuration. WSe2 was chosen because it was accessible to us. 
The fabrication process followed what was described in Chapter 2 except the flake 
was exfoliated onto a SiO2/Si and then dry transferred onto the BEOL substrate. 
Fig.3-2 shows the top view of the fabricated device. Note that due to the difficulty in 
exfoliation and dry transfer to the exact active region position. The yield was low that only 
one device was fabricated on one chip. But it was sufficient to show the concept. 
 
Fig. 3-2  Top view of a fabricated WSe2 MOSFET on the BEOL Substrate. 
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Fig. 3-3  Drain current under different drain source bias and gate-source voltage of 1 V with bias-source 
(contact bias) voltage sweeping. 
 
Fig.3-3 shows the drain current under different drain-source bias and 0 V gate-source 
bias with contact bias sweeping from −3 V to 3 V. Drain current was tuned 45, 90, 140, 
and 240 times under drain-source biases of 0.5 V, 1 V, 1.5 V and 2 V respectively. As we 
only have contact bias under source contacts, this is expected because when the drain is 
more and more heavily forward biased, the drain side Schottky barrier has been gradually 
overcome. The percentage of source resistance within the total resistance will rise when 
we increase the drain voltage. Thus, the current can be tuned more by the source contact 
bias. It is also interesting to see that under negative contact bias, the drain current saturated 
when the drain-source bias goes beyond 1.5 V, but with the increase of contact bias, the 
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saturation disappeared. This is because the negative contact bias made it easier for the 
channel to pinch off. 
 
Fig. 3-4  Transfer curve under contact bias of 3 V with different drain-source voltages. 
 
Fig.3-4 shows that more than 108 on/off ratio achieved with the help of contact bias. 
This is high enough to be a logic device in modern VLSI design. 
With the exfoliated WSe2 flake, contact bias is proven to be very beneficial in 
improving the on-state current and on/off ratio of the FETs. 
3.3.2  3 ML PtSe2 MOSFET 
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Fig. 3-5  Transfer curve with 3 V drain-source bias under contact bias of 0 V with leakage currents. 
 
Fig. 3-5 shows the transfer curve of one fabricated device. With the contact bias at 0 
V and drain-source bias at 3 V, the device shows n type conduction with an on/off ratio of 
22. The leakage currents through the gate and contact bias are minimal. Unlike most 
selenized PtSe2 where the conduction was P type, this device shows N type polarity like 
exfoliated flakes [29], [50], which is probably due to smaller Se to Pt stoichiometry [55]. 
Comparing with the n-type transistor in [55] of a similar thickness 1.6 nm (2 ML), the 
on/off ratio is comparable, largely due to the high contact resistance. Due to the 4-probe 
measurement limitation, one finger of the device was measured, which made the device 
channel width 10 μm. 
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The peak measured transconductance g’M can be extracted to be 8.2 nS at gate-source 
voltage of 1 V and drain current of 33 nA. The total resistance RTOT can be estimated as 30 
MΩ. With source contact resistance as RS = RC/WCH = 20 MΩ, where WCH is the channel 
width, according to Equation (2-2), the intrinsic transconductance gM is 10 nS. With the 
applied drain source voltage 
 𝑉𝐷𝑆
′ = 𝑉𝐷𝑆𝑅𝑇𝑂𝑇 (𝑅𝑇𝑂𝑇 − 𝑅𝑆)⁄ = 3 𝑉, (3-4) 
The intrinsic voltage VDS across the channel can be calculated as 1 V. According to 
 𝜇𝐹𝐸 ≈ 𝐿𝐶𝐻𝑔𝑀 𝑊𝐶𝐻𝐶𝑂𝑋𝑉𝐷𝑆⁄ , (3-5) 
where LCH is the channel length and COX is the unit-area gate capacitance, we get the field 
effect mobility as 0.007 cm2/Vs. Note that this is the lower bound of the field effect 
mobility because we neglect the drain contact resistance and the gate is not covering the 
whole channel. If the gate is covering the whole channel without the access region, the 
transconductance can be much higher. In this particular device, the total access region 
length is 0.8 μm, which is the same as gate length. This is a rather low mobility comparing 
to the selenized film [47], where the mobility is on the order of 10 cm2/Vs for the 12 nm 
film. Even for 4 nm film, the mobility was 3 cm2/Vs. The low mobility is mainly due to 
the roughness induced scattering. The substrate has a root-mean-square roughness of 1-2 
nm, meaning when the average thickness is reduced to 2 nm, part of the channel may be 
thinner than 1 nm, or even without PtSe2, which will decrease the average field effect 
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mobility. In addition, the average carrier density is also decreased, leading to smaller drain 
current and transconductance. 
 
Fig. 3-6  Transfer curve with 3 V drain-source bias under different contact biases (VBS). 
 
Fig. 3-6 shows that the contact bias helps to increase the on current from 60 nA to 
130 nA, meaning the total resistance decreased to less than half with 7.5 V contact bias 
comparing to 0 V contact bias. This helps the on/off ratio to increase to 43, nearly three 
times of the 2.5 nm film in [54] and comparable to the 1.6 nm p-type film in [55] measured 
under room temperature. Note that in [55], the growth temperature was 500 °C, which is 
not CMOS-compatible. The contact bias can help with lowering the current as well with 
negative bias which can be helpful in saving static energy. Contrary to [78], where the 
conduction polarity can be tuned by the contact bias, we only see the doping effect, largely 
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due to the intrinsic access region we have. Although contact bias is not area efficient in the 
long run, it is more stable and accessible than other 2D material contact engineering 
technique like phase transition [75] or chemical doping [76]. 
With the contact bias at 7.5 V and gate-source bias of 1 V, the drain current is 56 nA, 
which increased less than 2 times comparing with on current boost. This is due to at the on 
state, with less total resistance, the tuning of source resistance account for more percent of 
changes. 
3.4  Thermal Dependence 
 
Fig. 3-7  Transfer curve temeprature depence under 3 V drain-source bias and 7.5 V contact bias. 
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Fig. 3-8  Total conductance tmperature dependence between 80 K to 290 K under gate-source bias of 7 V 
(), 0 V (◇), −5 V (△). 
 
Fig. 3-7 shows the temperature-dependent transfer characteristics of the PtSe2 
MOSFET with VDS = 3 V and VBS = 7.5 V. It can be seen that with the ambient temperature 
decreasing from 290 K to 80 K, the on/off ratio increases from43 to 1600. This is because 
IOFFD decreases much faster than I
ON
D, suggesting different activation energies. This 
difference is confirmed by the Arrhenius plots of the total channel conductance between 
80 K and 290 K with VDS = 3 V, VBS = 7.5, and VGS = −5 V, 0 or 7 V (Fig. 3-8). It can be 
seen that the activation energy EA deceases from 0.18 eV at VGS = −5 V to 0.11 eV at VGS 
= 7 V. This difference of EA is qualitatively consistent with the observation in 3-nm-thick 
thermally converted PtSe2 that the activation energies for I
ON
D and I
OFF
D are 0.05 eV and 
0.20 eV, respectively [57]. Following [57], the present off-state EA of 0.18 eV should be 
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more indicative of the bandgap of trilayer PtSe2 instead of the on-state EA. This is because 
IOFFD is mainly determined by the intrinsic carrier concentration, whereas I
ON
D is heavily 
influenced by contact barriers. The relatively large off-state EA can also explain why the 
on/off ratio can be as high as 105 at 10 K as reported for 2-nm-thick exfoliated PtSe2 [50]. 
3.5  Chip Maps 
Fig. 3-9 shows a chip map of the device with T-gate devices illustrated in dark grey 
and π-gate devices in light grey. The most left column indicates the row number and the 
top row indicates the column number. 
Devices on Row 9 and Column 18 were measured one by one and the other devices 
were chosen randomly. In total, 90 devices were chosen and 66 showed conduction. 
Devices on the corners were not chosen because there was no growth there due to the 
mounting clips. Comparing with [81], where 100% yield has been reached, the lower yield 
here can be attributed to the difficulty of growing 3 ML PtSe2. Comparing with the chip 
map from [31] (Fig.3-10), the yield at the middle of the edges is higher due to the uniform 
growth and precise controlled process. In [31], materials at the edges were lost during 
transfer or process. 
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Fig. 3-9  Distribution of T gate (■) and π-gate (■). 
 
Fig. 3-10  Chip map of drain current under drain-source voltage of 10 V with gate floating of CVD MoS2 
MOSFETs. [31] 
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3.5.1  Max Drain Current Map 
Fig. 3-11 shows the maximum drain current distribution. In general, the devices at 
the center part have higher on currents than the devices located at the edges. This can arise 
from film thickness difference. From [87], thicker film usually have higher on current. Fig. 
3-12 shows that the maximum drain current can vary by nearly ±100% across the chip. In 
general, MOSFETs near the center of the chip have higher current capacity than MOSFETs 
near the edges. Such an edge effect can be minimized by growing on larger chips. 
 
Fig. 3-11  Maximum on-current of 66 devices under VDS = 1 V, VBS = 0 V, VGS swept from −5 V to 5 V. 
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Fig. 3-12  Maximum drain current on Row 9 under VDS = 1 V, VBS = 0 V, VGS swept from −5 V to 5 V. 
 
3.5.2  On/off Ratio Chip Map 
Fig. 3-13 shows the on/off ratio distribution. 4 devices (Row 5, Column 29-32) at the 
top-right part have higher on/off ratios than the rest of the chip, indicating higher film 
quality there. With respect to Fig. 3-11, the high/off ratio devices do not have high on 
currents, agreeing with the tellurene MOSFETs in [87]. 
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Fig. 3-13  On/off ratio chip map. 
 
3.5.3  Carrier Type Chip Map 
Fig. 3-14 shows the conduction polarity across the chip. Both N and P type 
conduction exist on the same sample, with the top part shows mainly N type behavior and 
bottom part shows mainly P type behavior. Here, the N type or P type was defined through  
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Fig. 3-14  Dominating conduction type of 66 devices under VDS = 1 V, VBS = 0 V, VGS swept from −5 V to 5 
V. 
 
Fig. 3-15  Transfer curve of an ambipolar device under VDS = 1 V and VBS = 0 V. 
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the comparison of drain current at VGS = 5 V and VGS = −5 V. Fig. 3-15 shows the ambipolar 
conduction of one device and based on the comparison, we define the device P type on the 
chip map. With respect to max drain on current map, device with high on current tends to 
be n-type while device with low on current tends to be p-type. With respect to on/off ratio 
map, P type device has lower on/off ratio than N type device. 90% P type transistors have 
ambipolarity (Fig. 3-15) whereas 55% N type transistors show only N type characteristic 
(Fig. 3-5). We can say that in general the 3 ML PtSe2 film is more N doped. This 
demonstrates there is a chance to dope the PtSe2 by MBE like [55] did with CVD. 
Comparing with most selenization work, where Se was excessive during growth, MBE co-
deposition shows better controllability in terms of stoichiometry. In the long run, instead 
of tuning Se to Pt stoichiometry, shallow dopants should be developed for n-type PtSe2 
transistors. 
From the three chip maps, the device behaviors do not have dependence on the gate 
configurations (T or π). Thus, the drain current can be increased by designing more gate 
fingers. 
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Chapter 4  Devices Based on Selenized PtSe2 and Film Profile 
Engineering 
This chapter will discuss our continuous work on MOSFETs based on PtSe2 grown 
by selenization following [47] and explore to create an engineered profile to have thin PtSe2 
(semiconducting) at the channel region and thick PtSe2 (semimetal) at the contact region, 
which was experimented with a top down method with self-aligned dry etch process in [47]. 
It did not increase the on/off ratio due to the destructive dry etching process. The bottom 
up method to create the engineered profile will be presented in this chapter. In [58], the 
top-town method successfully increased the on/off ratio because the exfoliated flake was 
crystalline. The bottom up method was tried in [54]. However, the thickened contact region 
did not yield high on current or transconductance presumably due to the photo resist residue 
from the contact lift off process preventing the channel Pt to be selenized efficiently. In 
this case, we first thickened the pad for the bottom-up method. 
4.1  PtSe2 MOSFETs Based on Selenization of Sputtered Pt 
With 4-nm, 8-nm, and 12-nm PtSe2 films characterized in [47], it is natural to try to 
deposit thinner Pt film by sputter and selenize it. Unlike in [47], where the Pt was selenized 
with Se powder vapor, the Pt was selenized by H2Se for better uniformity and 
controllability. 
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Fig. 4-1 shows the Raman film of PtSe2 selenized based on 40 s sputtered Pt. 
Comparing the relative peak intensity, the thickness was characterized as ~7 layers (~ 4 
nm) of PtSe2. With this reference, 10 s sputtered Pt was selenized. The expected thickness 
was less than 7 layers. 
 
Fig. 4-1  Raman shift of selenized PtSe2 film from 40 s sputtered Pt. 
 
After going through the fabrication similar to 3 ML PtSe2 sample in Chapter 2, the 
results are as following. 
The sheet resistance is shown in Fig. 4-2 and Fig. 4-3. The two sets of TLM structure 
give us similar results. We can conclude that the sheet resistance is around 50 kΩ/ and 
the contact resistance is 17 kΩ⋅μm = 1.7 Ω⋅cm. This is definitely higher resistance than the 
4-nm film in [47], but definitely lower than the 2.5 nm in [57]. In this case, we can estimate 
the thickness of the film as 3 nm. Following [47] and Equation (3-3), assuming the carrier 
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density is the same as the bulk PtSe2, 3.3×10
20 cm−3, the channel resistivity, drift mobility, 
and contact resistivity are calculated in Table 4-1. Table 4-1 added the 3 ML PtSe2 data 
just to compare. 
 
Fig. 4-2  Total resistance versus channel length, channel width: 5 μm. 
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Fig. 4-3  Total resistance versus channel length, channel width: 20 μm. 
 
Table 4-1  Extracted Transport Properties of PtSe2 Films 
PtSe2 
Thickness  
t (nm) 
Carrier 
Concentration 
n (cm−3) 
Sheet 
Resistance  
RSH (Ω/) 
Channel 
Resistivity  
ρCH (Ω⋅cm) 
Mobility  
μ 
(cm2/Vs) 
Contact 
Resistance  
RC (Ω⋅cm) 
Contact 
Resistivity  
ρC (Ω⋅cm2) 
2# 4.5 × 1019 1.0 × 108 20 0.007* 2 × 104 4 
3 
2.6 × 1019 
5.0 × 104 1.5 × 10−2 
16* 
1.7 3.4 × 10−5 
3.3 × 1020 1.3 
4 3.3 × 1020 2.1 × 104 8.0 × 10−3 2.4 (3.1±1.4) × 10−1 4.6 × 10−6 
8 3.3 × 1020 3.4 × 103 2.7 × 10−3 7.0 (4.0±0.1) × 10−2 4.7 × 10−7 
12 3.3 × 1020 1.7 × 103 2.0 × 10−3 9.5 (8.0±0.3) × 10−3 3.8 × 10−8 
# upper bound means that the material was grown by MBE 
* upper bound means that the mobility is field effect mobility and the carrier concentration is calculated 
based on this 
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Fig. 4-4  Transfer curves of a 3 nm selenized PtSe2 film MOSFET under different drain source biases. 
 
Fig. 4-5  Transfer curve of a 3 nm selenized PtSe2 film MOSFET with extracted transconductance. 
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Fig. 4-6  Transfer characteristics measured on typical PtSe2 MOSFETs with channel thickness t = 4, 8 and 
12 nm. VDS = −1 V. 
 
The MOSFET shows P type conduction with on/off ratio of 2. Fig. 4-4 shows the 
detailed transfer curves under different drain source biases. Fig. 4-5 shows the transfer 
curve under drain source voltage of 3 V in conjunction with the transconductance. 
Comparing with the results in [47] (Fig. 4-6). The current is comparable to the 4 nm film 
under the same gate bias. Based on Equations (3-4) and (3-5), the field effect mobility is 
calculated to be 16 cm2/Vs, which is ten times higher than the drift mobility estimated in 
Table 4-1. Obviously, it is not reasonable to assume the thin film carrier density is equal to 
the bulk PtSe2 carrier density any more. If we assume the drift mobility equals the field 
effect mobility like in Chapter 3, the carrier density calculated for this film is 2.6×1019 
cm−3, which is similar to the 3 ML PtSe2. This data is also presented in Table 4-1. Both of 
them are more than the carrier concentration for the 2.5 nm film in [57], which is ~ 6.3×1018 
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cm−3. With Table 3-1, it is clear that the scaling trend of selenized PtSe2 is less carrier 
concentration with thinner film. The mobility is not necessarily lower with thinner film, 
depending on the selenization technique. The estimated 3 ML PtSe2 (~ 2 nm) has carrier 
concentration between 4 nm selenized PtSe2 and 3nm selenized PtSe2. The thickness of the 
MBE co-deposited PtSe2 needs to be characterized by transmission electron microscopy 
(TEM) like [57] did for the selenized film. 
Fig. 4-7 shows the contact bias effect on the selenized 3 nm film. The three lines are 
almost parallel to each other, which makes sense as the channel cannot be turned off. This 
figure again proves that the contact bias is helping with boosting on current of the device. 
 
Fig. 4-7  Transfer curves of a 3 nm selenized PtSe2 film MOSFET under different contact biases. 
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4.2  PtSe2 MOSFETs Based on Selenization of MBE Grown Pt 
To further thin down the PtSe2 film thickness, Pt was tried to deposit in MBE under 
UHV and selenized in a CVD chamber by H2Se. Particularly, the Pt was grown in MBE 
by e-beam evaporation for 20 s. Fig. 4-8 shows the Raman image after selenization. Based 
on the ratio of the peaks, the PtSe2 grown was less than 5 layers. 
 
Fig. 4-8  Raman shift of selenized PtSe2 film from 20 s MBE deposited Pt. 
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         (a)                                                                                      (b) 
Fig. 4-9  Transfer curves (a) linear scale under drain source bias of 10 V and −10 V and (b) log scale under 
drain source bias of 10 V. 
 
Fig. 4-9(a) shows the transfer curve of one transistor under drain source bias of 10 V 
and −10 V. Fig. 4-9(b) in log scale shows that the low current at the drain is not leakage 
current through the gate. Under 10 V drain source bias, the device shows mainly P type 
conduction. Under −10 V drain source bias, the device shows lower current and ambipolar 
conduction. This is due to the difference in threshold voltage under different drain bias. 
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                             (a)                                                       (b)                                                     (c) 
Fig. 4-10  (a) Maximum drain current on Row 9 (selenized MBE 20 s Pt) under VDS = 10 V, VBS = 0 V, VGS 
swept from −10 V to 10 V, (b) average device performance of the 10 devices in the red circle of (a), and (c) 
most left (marked with solid circle in (a)) and most right (marked with dashed circle in (a)) device 
characteristics. 
 
Fig. 4-10(a) shows the maximum currents of the transistors on Row 9 with respect 
to their distances to the center. Unlike the 3 ML PtSe2 devices on Row 9 (Fig. 3-12), the 
center devices have smaller currents than the ones on the edge and the difference is large 
as well. For 3 ML MBE co-deposited PtSe2, there’s difference, but with selenized MBE 20 
s Pt, the difference can be 3 times. This shows that the film is not as uniform as the co-
deposition. Selecting the center 10 devices in the red dashed circle, their average 
performance with standard deviation as error bars is shown in Fig. 4-10(b). From the center 
devices, with the small error bar, the film is still uniform. 
Fig. 10(c) shows the transfer curves of the most left and right devices in Fig. 10(a). 
They are marked with solid circle and dashed circle in Fig.10(a). We can see that the 
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threshold voltage difference comparing the two devices. From another angle, this 
characterize the non-uniformity of the film. 
The selenized MBE 20 s Pt film has really large resistivity (drain current less than 1 
nA with large gate-source and drain-source biases). Both the uniformity and quality cannot 
compare with the co-deposited 3 ML PtSe2, meaning that the UHV of MBE chamber did 
yield a better film than depositing Pt in UHV, broke the vacuum and then selenize the film 
in a CVD chamber. 
4.3  Film Profile Engineering 
Before the deposition of the channel material, a lift-off process was added to deposit 
10 nm Pt by sputter at the contact region. This process is shown in Fig. 4-11. The targeted 
result is high on/off ratio because of the semiconducting PtSe2 at the channel and high on 
current because of the semimetal PtSe2 at the contact regions. 
 
(a) 
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(b) 
Fig. 4-11  Cross section (not to scale) of the substrate during additional process to deposit 10 nm Pt at the 
contact regions for profile engineering device (a) deposition of Pt and (b) after lift-off. 
 
4.3.1  Channel PtSe2 selenized 
1 nm Pt was deposited by sputter uniformly on the chip after thickening the pad 
region. After this, the chip was selenized in Se powder vapor. Selenizing 11 nm of Pt is no 
problem because 20 nm Pt has been selenized with the same method. After this, the process 
followed Chapter 2. Fig.4-12 shows the transfer curve of a MOSFET. It is pretty similar to 
the device performance in section 4.1 (Fig. 4-5), meaning that we really need a thin channel 
to see the benefit of profile engineering. 
70 
 
 
Fig. 4-12  Transfer curve of a selenized MOSFET with 4 nm PtSe2 at the channel region and 40 nm PtSe2 at 
the contact regions. 
 
4.3.2  Channel PtSe2 MBE co-deposited 
3 ML PtSe2 was deposited by MBE uniformly on the chip after thickening the pad 
region. After this, the process followed Chapter 2. 
Extensive development of selenizing Pt in MBE chamber has been carried out and 
no luck was found as only the top layer Pt was selenized due to the low Se vapor pressure 
comparing with CVD chamber. This agrees with the experimental result in [49]. 
This experiment was designed to show whether the top few layers of the thickened 
pad can be selenized. If we get lucky, the contact region would be semimetal and the 
channel would have an effective bandgap. 
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Fig. 4-13 shows the device with the best on/off ratio out of randomly chosen 60 
transistors, which is only 5. This cannot compare with the 22 from the 3 ML PtSe2 sample 
in Chapter 3. The sharp transition between the channel and the contact region may 
contribute to the inferior performance. 
 
Fig. 4-13  Transfer curve of a PtSe2 MOSFET with 3 ML PtSe2 at the channel region connecting10 nm PtSe2 
at the contact regions. 
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Chapter 5  Conclusion and Future Work 
5.1  Conclusion of This Dissertation 
This dissertation focuses on the study of integrating large-scale PtSe2 into the modern 
CMOS process. After restricting ourselves with BEOL substrates, we focus on PtSe2 film 
grown at temperature below 450 °C. A whole CMOS-compatible process has been 
demonstrated with photolithography and Al metallurgy. The yield has been improved 
through extensive process development. To improve the contact resistance, electrical 
doping by contact bias has been proven effective, which is more stable than other method. 
To manifest the PtSe2 intrinsic advantage of semimetal to semiconductor transition, 
following our previous work of channel recess, bottom up film profile engineering method 
has been proposed and explored. 
With MBE, CMOS-compatible large-scale fabrication of trilayer PtSe2 MOSFETs 
was demonstrated with a 73% yield. The trilayer PtSe2 was confirmed to be a 
semiconductor with a bandgap of 0.2 eV, which echoes with the fact that 3 ML MBE co-
deposited PtSe2 has one order of magnitude lower carrier density than the thicker films. 
Contrary to most thermally converted PtSe2, n-type conduction was observed with an 
on/off ratio of 22, which improved to 43 with contact bias and to 1600 at 80 K. Better 
MOSFET performance can be expected by growing even thinner PtSe2 uniformly and by 
thickening the PtSe2 in the contact regions. The film mobility is three orders of magnitude 
lower than the mobility in 1.6-nm-thick CVD PtSe2 [55] or 3-nm-thick thermally converted 
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PtSe2 [58]. Note that both CVD and thermal conversion of PtSe2 have been under 
development for electronic applications for several years (Table 1-2), whereas the present 
report is the first electronic application of MBE PtSe2. Obviously, there is much room for 
improvement in MBE of PtSe2 to control its transport properties. 
With both N type and P type transistors on the same chip, it is very promising to 
build logic gates out of grown PtSe2.  
5.2  Comparison with Previous Works on Other 2D Materials 
Large-scale CMOS-compatible fabrications have been done based on CVD 
monolayer MoS2 [31], liquid-exfoliated MoS2 [32][88], and liquid-grown tellurene [87].  
CVD MoS2 MOSFETs were our first work. High quality large-scale CVD MoS2 film 
was available and it facilitates the demonstration of large-scale CMOS-compatible 
fabrication. High performance MoS2 MOSFETs with GHz performance were demonstrated 
as well. hBN proved to be effective to serve as a buffer layer between MoS2 and the 
dielectric. Yield of 53% was achieved in the initial batch and was improved to 100% after 
improving the fabrication process. Thousands of devices were tested by automatic probing. 
The chip map (Fig. 3-10) showed that transfer leaded to poor yield at chip edges. 
Liquid-exfoliated MoS2 were chosen to improve both the yield at the chip edges and 
the cost. High quality MoS2 flakes were exfoliated in liquid and dispensed onto the chip 
by spin coating. Although the channel consists multiple flakes, the average mobility was 
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measured to be at least 1 cm2/Vs, which is among the best comparing with other liquid 
exfoliated 2D films. The device can operate at decades of MHz, which is sufficient for thin-
film transistors. With the unique spin coating technique, channel recess was experimented 
and successfully helped with increasing the on/off ratio of the device. 
Tellurene was experimented next because it can also be grown in liquid with low 
cost and has excellent characteristics including high mobility and air-stability [89]. The 
yield is low because currently tellurene cannot be grown as dense as liquid exfoliated MoS2. 
Nevertheless, tellurene was demonstrated with GHz operation. Device-film correlation was 
performed proving that thicker film had low on/off ratio and high on current while thin 
film had high on/off ratio and low on current. Thousands of flakes were characterized based 
on the optical contrast which indicated their thickness. 
Table 5-1 Comparison with Previous Works 
Material 
Growth 
Method 
Dispense 
Method 
Carr-
-ier 
Type 
On/
off 
On 
Current 
(μA/μm) 
Mobility 
(cm2/Vs) 
fT 
(MHz) 
Yield 
(%) 
Refer
ence 
MoS2 CVD 
Dry 
Transfer 
N 105 100 3 547 53 [31] 
MoS2 
Liquid 
Exfoliation 
Spin 
Coating 
N 103 10 1 38 100 
[31] 
[88] 
Telluren
e 
Liquid 
Grown 
Transfer P 103 100 3 1400 1 [87] 
PtSe2 CVT 
Direct 
Growth 
P 2 600 10 32 100 [47] 
PtSe2 MBE 
Direct 
Growth 
N 43 0.006 0.01 / 73 Ch. 3 
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The results of the previous works and the current PtSe2 MOSFETs are summarized 
in the Table 5-1. Every material has its own advantages and disadvantages. This is why 2D 
material community’s focuses are diverse. Gradually, we think PtSe2 is the material we 
should focus on mainly due to its low growth temperature. Its carrier type can also be tuned 
during growth. Of course, the material quality needs further improvement at this stage. 
5.3  Recommendation for Future Research 
First, it would be interesting to measure the bandgap of 3 ML PtSe2. Previous works 
have shown measuring the bandgap of 2D materials by ion-liquid gating [90], high 
resolution scanning electron microscopy/spectroscopy (HR STM/STS) [91], and from 
transport curves [92][93]. Ion-liquid gating needs the 2D film to be of high quality. Usually, 
the exfoliated flakes are suitable due to their high crystallinity. STS can be implemented 
on the grown film on the sapphire substrate. Extracting the bandgap from transport curves 
is more practical based on the MOSFETs discussed in Chapter 3. Both [92] and [93] try to 
extract the bandgap based on the summation of electron Schottky barrier and hole Schottky 
barrier. Particularly, [92] focuses on analyzing the curve while [93] tries to build a model. 
Based on the chip maps shown in Chapter 3, the uniformity of the film has to be improved 
first to implement these two methods. 
With Table 4-1, it is clear that the scaling trend of selenized PtSe2 is less carrier 
concentration with thinner film. The mobility is not necessarily lower with thinner film, 
depending on the selenization technique. At this stage, improving the material quality 
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would be the priority. From the chip map, the uniformity of PtSe2 deposition is promising 
and can be improved targeting higher quality film. The first target is to get every device on 
the chip map to have 43 on/off ratio. The growth then can target high-quality 2 ML or 1 
ML PtSe2, where every theoretical prediction reports there are bandgaps existing. The large 
on/off ratio of single PtSe2 transistor can be demonstrated based on 1 ML film. Note that 
the on/off ratio of the 3 ML film is still below 100 largely due to the access region resistance. 
Possible doping by tuning stoichiometry of PtSe2 can be experimented by MBE 
growth. Comparing with most selenization work, where Se was excessive during growth, 
MBE co-deposition shows better controllability in terms of stoichiometry. 
Looking into the future, to fully manifest the advantages of PtSe2, it would be ideal 
to have a thin high-quality PtSe2 film (1 ML) at the short channel with shallow dopants and 
thick PtSe2 films at the contacts (10 ML). In this case, the device would have high on/off 
ratio, low contact resistance, and does not require additional area for electric doping pads. 
An even better solution would be to have graded PtSe2 transition like [94] did with 
ZnO. The proposed process is shown in Fig. 5-1. This way, the transition from semimetal 
to semiconductor would be gradual and will help improve the device performance.  
Unlike other exfoliated 2D materials [80], PtSe2 has not been sandwiched by hBN, 
which is a perfect dielectric for 2D system. Record high mobility has been proven for BP 
sandwiched by hBN, proving that hBN can interface with other 2D material with less 
interface density. Intuitively, as hBN is a 2D material, the surface roughness should be 
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minimal, thus introducing less surface scattering as well. PtSe2 is hard to exfoliate. To 
sandwich PtSe2 into hBN, the best way is to grow it on top of hBN and then grown another 
hBN on top of PtSe2. 
Once the DC device shows promising results, like on/off ratio over 1000 and on 
current more than 1 A/mm, it is time to show the microwave performance of the device. 
Cutoff frequencies can be measured, and the device model can be built.  
With good performance, devices should be patterned by extreme ultraviolet 
lithography to show whether PtSe2 can help with MOSFET scaling down to the gate length, 
for example, 3 nm. 
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Fig. 5-1  Proposed process for graded PtSe2 channel to contact transition. 
 
For the integration with CMOS, PtSe2 is attractive as the two elements are already in 
some existing CMOS process. Pt is commonly used in CMOS electronics, and Se is 
commonly used in CMOS imagers. With the trend of 3D integration, additional active layer 
grown at a CMOS-compatible temperature is greatly needed. The integration 
demonstration can be separated into 3 steps. 
79 
 
First, the large-scale grown PtSe2 devices can be used as sensors (gas, optical) on top 
of a CMOS logic circuit to demonstrate the feasibility like [23] did with graphene. 
Second, a single logic microprocessor should be demonstrated like [43] did with 
MoS2. 
Third, integrating PtSe2 logics with CMOS logics. From here, PtSe2 transistors really 
start to help with MOSFET scaling  
If the transistor cutoff frequencies reach 20 GHz, a low power transceiver system can 
be built to show that the transistor is ready for complex analog applications. 
For low-performance PtSe2 transistors, they can still replace current thin-film 
transistors if the mobility can reach 100 cm2/Vs. The need for better display is growing 
and, in the future, high performance transistors with GHz cutoff frequencies may be needed 
for the driver circuit. 
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